

Fig. 1





Fig. 2

	#CS	ZZ	REFRESH MODE (Note)
OPERATION	L	H	MODE 1
STANDBY	H	H	MODE 1
SNOOZE (POWER DOWN)	H	L	MODE 2

(Note)

- Refresh mode 1: refresh operation performed in sync with ATD signal after refresh timing signal issued in memory chip
- Refresh mode 2: refresh operation performed in response to generation of refresh timing signal in memory chip (address input not required)

SUMMARY OF OPERATION



- Fig. 3(a) ATD
- Fig. 3(b) #CS
- Fig. 3(c) ZZ
- Fig. 3(d) A0~A19
- Fig. 3(e) #WE
- Fig. 3(f) #OE
- Fig. 3(g) #LB, #UB
- Fig. 3(h) DATA
- Fig. 3(i) CYCLE

Fig. 4




Fig. 5




Fig. 6




Fig. 7








Fig. 8












Fig. 14(t)





Fig. 15








Fig. 16(a)
Fig. 16(b)
Fig. 16(c)
Fig. 16(d)
Fig. 16(e)
Fig. 16(f)
Fig. 16(g)
Fig. 16(h)
Fig. 16(i)
Fig. 16(j)
Fig. 16(k)
Fig. 16(l)
Fig. 16(m)
Fig. 16(n)
Fig. 16(o)
Fig. 16(p)
Fig. 16(q)
Fig. 16(r)

Fig. 17(A) Fig. 17(B) Fig. 17(C) Fig. 17(D) Fig. 17(E) Fig. 17(F) Fig. 17(G)








Fig. 20




Fig. 21

